AMDMB förklarar minnen

Permalänk
Melding Plague

AMDMB förklarar minnen

<img src="http://www.sweclockers.com/img/ico_note.gif" alt="Nyhet"><b class="red">AMDMB förklarar minnen</b> <small class="small">Söndag den 4 Januari 2004 Herman<br /></small>
<a href="http://www.amdmb.com/article-display.php?ArticleID=276&PageID..." target="_blank" >AMDMB</a> har skrivit en mycket bra artikel för er som är mer intresserade av minnen. Den går igenom grunderna och fortsätter därefter att förklara varför "timings" är viktiga och hur olika minnen fungerar, till exempel vanliga DDR-minnen, men även QDR och XDR. De förklarar även hur dubbelkanaliga minneskontrollerare fungerar. Mycket informationsrik och nyttig artikel.<br /><br />Läs den hos <a href="http://www.amdmb.com/article-display.php?ArticleID=276&PageID..." target="_blank" >AMDMB</a>. <p>
<table border="0" cellpadding="0" cellspacing="0" width="100%">
<tr><td width="50%"><small class="small"> </small></td>
<td width="50%"></td></tr></table><p>

Visa signatur

Observera att samma trivselregler gäller i kommentarstrådarna som i övriga forumet och att brott mot dessa leder till avstängning. Kontakta redaktionen om du vill uppmärksamma fel i artikeln eller framföra andra synpunkter.

Permalänk
Medlem

He He.. killen som gjort artikeln verkar inte så säker på terminologin. Använder sig både av "Column Access Strobe"+"Column Address Strobe " och gör samma sak på RAS.

Förvirrande? Javisst! Men på så sätt så blir ju alla glada!

"CAS (Column Address Strobe or Column Address Select) - is the number of clock cycles (or Ticks, denoted with T) between the issuance of the READ command and when the data arrives at the data bus. Memory can be visualized as a table of cell locations and the CAS delay is invoked every time the column changes, which is more often than row changing.
Trp (RAS Precharge Delay) - is the speed or length of time that it takes DRAM to terminate one row access and start another. In simpler terms, it means switching memory banks.
Trcd (RAS (Row Access Strobe) to CAS delay) - As it says it's the time between RAS and CAS access, ie. the delay between when a memory bank is activated to when a read/write command is sent to that bank. Picture an Excel spreadsheet with a number across the top and along the left side. They numbers down the left side represent the Rows and the numbers across the top represent the Columns. The time it would take you, for example, to move down to Row 20 and across to Column 20 is RAS to CAS.
Tras (Active to Precharge or Active Precharge Delay) - controls the length of the delay between the activation and precharge commands ---- basically how long after activation can the access cycle be started again. This influences row activation time which is taken into account when memory has hit the last column in a specific row, or when an entirely different memory location is requested.
tRC (Row Cycle) & tRFC (Row Refresh Cycle) - tRC is the minimum time interval between successive active commands to the same bank.
These timings or delays occur in a particular order. When a Row of memory is activated to be read, there is a delay before the data on that Row is ready to be accessed, this is known as tRCD (RAS to CAS, or Row Address Strobe to Column Access Strobe delay). After the Row has been activated, the read command is sent, and the delay before it starts actually reading is the CAS (Column Access Strobe) latency. When reading is complete, the Row of data must be de-activated, which requires another delay, known as tRP (RAS Precharge), before another Row can be activated. The final value is tRAS, which is the minimum Active...."